Move	Text Search		Close
22 NOV 95 11:00:09	U.S. Patent & Trade	emark Office	P0015
US PAT NO: 4,192,	004 [IMAGE AVAILABLE]	L4: 44 of 46	
DETD (5)			
on a scanned field 24 28. In the illustrati	splay matrix 20. Also shown, a camera interface 26, and we embodiment, the camera produced and twenty-eight elements.	l a <mark>clock</mark> pulse generato oduces a binary image	r
US PAT NO: (3,980, US-CL-CURRENT: 395/55	993 [IMAGE AVAILABLE] 10; 364/232.8, 239, 239.1, 27	L4: 45 of 46 70, 270.3, DIG.1	
SUMMARY:			
BSUM (13)			
circuitry is to be cl such an arrangement t	of high-speed two-phase clo cocked by a pair of low-speed the interface circuitry furth aird storage device connected apling	two-phase clocks. In her includes a third	
US PAT NO: 3,909, US-CL-CURRENT: 395	818 [IMAGE AVAILABLE] 5/150; 345/124; 395/153	L4: 46 of 46	
DETDESC:			
DETD (30)			
164; a priority encod	up port 160; a newsline int ler 166; output display logic 170; and in/Out buffers 171	: 168; a clock and	С
DETDESC:			
DETD (37)			
instruction signal de addition, the clock a the sync frequency sy	DN from the temperature sense signated CLEAR to the temperand thermometer interface reduction the temperature	ature sensor 108. <mark>In</mark> ceives a 1Hz signal from	ı
=>			
	•		
INPUT:			

